Open Verification Library (OVL) is a library of property checkers for digital circuit descriptions written in popular Hardware Description Languages and maintained by Accelera. The OVL checkers could be used not only in dynamic simulation, but also in formal verification and emulation. Also, the OVL-based verification technology provides the easiest way for designers to implement assertion-based verification of their design. Finally, OVL supports any HDL language (Verilog, SystemVerilog, VHDL), enabling assertion-based verification with any simulation tools.
In this webinar, we will present practical guidance on how to start using Open Verification Library (OVL) in design and verification process. We will provide various code examples to demonstrate how to efficiently use OVL for Verilog and VHDL design verification. Static formal and emulation-based verification methods using OVL will be outlined as well.
- Assertion-Based Verification: An Overview
- Introduction to Assertion-Based Verification with OVL
- Applying OVL – based verification on HDL designs
- Using OVL checkers in emulation/prototyping
- Formal Model checking with OVL
Aldec supports the Open Component Portability Infrastructure (OpenCPI) with the latest version of Riviera-PRO (version 2022.04).
Agnisys announces ISO 26262 and IEC 61508 qualification for entire automation process in SoC specification
Developers of safety-related electrical/electronic systems in motor vehicles can now use Agnisys solutions without additional tool qualification
Functional coverage is often mentioned together with constrained-random verification, which is a great combination.
Randomization is very important for modern verification. Still, very few designers apply randomization sufficiently in their testbenches.
How to make a simple, well-structured, and efficient testbench using the open-source Universal VHDL Verification Methodology (UVVM) architecture.
The FPGA design architecture is the single most important and primary factor in achieving development efficiency, quality, and reliability. The difference between a good and a bad design architecture can be about 50% of the workload.
Requirements for various project teams and various tasks in the System-on-Chip (SoC) development process: hardware design, simulation, formal verification, firmware coding, system-level validation, and more.
The latest release of Aldec’s Active-HDL supports IEEE 1076-2019 protected types, enabling engineers to simplify and abstract the construction of data structures for verification.
eVision Systems GmbH, has announced that a distribution agreement for Europe has been signed with Micsig Technology Co., Ltd. Micsig Technology is a manufacturer of innovative smart tablet oscilloscopes and high performance current & voltage probes.
Thursday 10. March from 3.00 pm to 4.00pm Requirements-based verification (RBV) is a popular verification process for FPGA designs used in safety-critical systems. The effectiveness of RBV is limited by the quality and precision of the requirements. Verification...