Using OVL for Assertion-Based Verification of Verilog and VHDL Designs

To the Registration

Open Verification Library (OVL) is a library of property checkers for digital circuit descriptions written in popular Hardware Description Languages and maintained by Accelera. The OVL checkers could be used not only in dynamic simulation, but also in formal verification and emulation. Also, the OVL-based verification technology provides the easiest way for designers to implement assertion-based verification of their design. Finally, OVL supports any HDL language (Verilog, SystemVerilog, VHDL), enabling assertion-based verification with any simulation tools.

In this webinar, we will present practical guidance on how to start using Open Verification Library (OVL) in design and verification process. We will provide various code examples to demonstrate how to efficiently use OVL for Verilog and VHDL design verification. Static formal and emulation-based verification methods using OVL will be outlined as well.

Agenda:

  • Assertion-Based Verification: An Overview
  • Introduction to Assertion-Based Verification with OVL
  • Applying OVL – based verification on HDL designs
  • Using OVL checkers in emulation/prototyping
  • Formal Model checking with OVL
  • Live-Demo

 

Seminar: Using OVL for Assertion-Based Verification of Verilog and VHDL Designs
FPGA Design Architecture Optimization

FPGA Design Architecture Optimization

The FPGA design architecture is the single most important and primary factor in achieving development efficiency, quality, and reliability. The difference between a good and a bad design architecture can be about 50% of the workload.