Open Verification Library (OVL) is a library of property checkers for digital circuit descriptions written in popular Hardware Description Languages and maintained by Accelera. The OVL checkers could be used not only in dynamic simulation, but also in formal verification and emulation. Also, the OVL-based verification technology provides the easiest way for designers to implement assertion-based verification of their design. Finally, OVL supports any HDL language (Verilog, SystemVerilog, VHDL), enabling assertion-based verification with any simulation tools.
In this webinar, we will present practical guidance on how to start using Open Verification Library (OVL) in design and verification process. We will provide various code examples to demonstrate how to efficiently use OVL for Verilog and VHDL design verification. Static formal and emulation-based verification methods using OVL will be outlined as well.
Agenda:
- Assertion-Based Verification: An Overview
- Introduction to Assertion-Based Verification with OVL
- Applying OVL – based verification on HDL designs
- Using OVL checkers in emulation/prototyping
- Formal Model checking with OVL
- Live-Demo
Verification of PCIe-based FPGA Designs Requiring DO-254 Compliance
PCIe-based FPGA designs are becoming popular within avionics systems. However, the verification of such designs for DO-254 compliance with design assurance level (DAL) A or B is problematic.
A high quality standard for standards-based IP
The Standard Library of IP Generators (SLIP-G™) has proven to be very popular with users, and this is not surprising. Reuse plays a significant role in system-on-chip (SoC) development.
Automating the UVM Register Abstraction Layer (RAL)
This post focuses on the UVM Register Abstraction Layer (RAL), sometimes called the UVM Register Layer. Today’s large system-on-chip (SoC) designs contain many control and status registers, often accessible from embedded software or drivers as well as hardware.
Increase your productivity with Continuous Integration flows
In a team environment, verification engineers push code changes every day, and sometimes several times a day, to a shared repository. Each change has the potential to introduce new bugs into the design. Accordingly, when many changes are being made, it is difficult to...
Automation of IP and SoC development
Agnisys has expanded its original focus on register automation to encompass specification-driven design, verification, embedded programming, validation, and documentation of IPs and SoCs This expansion is a testament to Agnisys growth and the many challenges semiconductor development teams face.
Aldec Riviera-PRO™ UVM-Generator
Riviera-PRO™ has been enhanced with an automatic UVM generator function The addition promises to significantly increase the productivity of Riviera PRO users who take advantage of the Universal Verification Methodology, which provides guidance for creating and reusing verification testbenches.
ALDECs dedication to the Aerospace market
Our customers who develop avionics systems use our verification tools and solutions to design and verify their FPGAs installed on line replaceable units or circuit boards. For the majority of airborne electronic hardware, FPGAs have been the hardware technology of choice economically.
Efinix, Aldec and supply situation on the FPGA market
eVision Systems TechTalks: In conversation with our partnersSince many years we are discussing FPGA Projects with our customers and usually we are hearing the names of the original 4 vendors that everybody knows. In the last 12 months, we had a couple of customers...
Protocol Analysis and Debug
Seminar agenda: QSPI protocol basics, overview of the QSPI protocol, vulnerabilities and challenges of QSPI protocol analysis, capturing the QSPI protocol and analysis, live product demo.
Constraint Random Verification with Python and Cocotb
Cocotb, an approach to using Python as a testing language, allows developers to start with small, directed test benches and evolve them into more thorough constraint random tests.