Aldec Adds UVM Generator to Riviera-PRO™ Plus Updates Its OSVVM and UVVM Libraries

Methodology productivity

Henderson, NV – November 16, 2021 – Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification for FPGA, ASIC and SoC designs, has added an automatic UVM Generator function to Riviera-PRO™ The addition promises to significantly increase the productivity of Riviera-PRO users who take advantage of the Universal Verification Methodology, which provides guidance for creating and reusing verification test benches.

Riviera-PRO’s new function automatically creates the UVM testbench (in SystemVerilog, the language that underpins the methodology) for any given design under test (DUT) written in VHDL or Verilog. It also creates a framework of the UVM code; one that contains comments indicating places that must be manually populated with design-specific code. Along with SystemVerilog source files, the UVM Generator automatically creates the TCL macros for controlling the simulation process. The user can choose a DUT from a library or start a new design from scratch.

UVM Testbench

The UVM-generated code can also be displayed in Riviera-PRO’s UVM Graph Window, an existing and popular feature with users, for better visualization of the hierarchical UVM components, properties, connections, and dataflow – all of which greatly aid debugging.

Sunil Sahoo, Aldec’s SW Product Manager, comments: “While not the only verification methodology available, UVM is certainly one of the most popular – particularly since its standardization by the IEEE in 2017.”

Aldec has also updated the Open-Source VHDL Verification Methodology (OSVVM, a methodology the company played a significant role in creating) library to version 2021.06 within Riviera-PRO. In addition, the tool’s Universal VHDL Verification Methodology (UVVM) utility (uvvm_util) and VHDL Verification Component Framework (uvvm_vvc_framework) libraries have been updated to version v2021.05.26.

Sahoo concludes: “At Aldec, we’re committed to helping the users of our EDA solutions get as much as possible from their chosen verification methodology, to make them more productive, save time and have increased confidence in their designs.”

Riviera-PRO 2021.10is now available for download and evaluation.

Further information on prices and availability is available at this contact:
Email:sales@evision-systems.de

Press contact:

eVision Systems
Jahnstr. 12 12
D – 85661 Forstinning b. München
Josef Ostermeier
Tel : 08121-220825

Email: jostermeier@evision-systems.de