Open Verification Library (OVL) is a library of property checkers for digital circuit descriptions written in popular Hardware Description Languages and maintained by Accelera. The OVL checkers could be used not only in dynamic simulation, but also in formal verification and emulation. Also, the OVL-based verification technology provides the easiest way for designers to implement assertion-based verification of their design. Finally, OVL supports any HDL language (Verilog, SystemVerilog, VHDL), enabling assertion-based verification with any simulation tools.
In this webinar, we will present practical guidance on how to start using Open Verification Library (OVL) in design and verification process. We will provide various code examples to demonstrate how to efficiently use OVL for Verilog and VHDL design verification. Static formal and emulation-based verification methods using OVL will be outlined as well.
Agenda:
- Assertion-Based Verification: An Overview
- Introduction to Assertion-Based Verification with OVL
- Applying OVL – based verification on HDL designs
- Using OVL checkers in emulation/prototyping
- Formal Model checking with OVL
- Live-Demo
UFS 4.0 Protocol Analysis and Validation Webinar
Validation and debugging of the UFS4.0 protocol with the MPHY HSG5B specification of 23.2 Gbps data rate and low power consumption is challenging due to the signal characteristics of the PHY layer and the data rate
Webinar on Embedded System Development Using Agnisys
Embedded System Development Using Agnisys This provides a path that avoids many pitfalls present in a typical flow, such as a slow process, duplicate efforts, wasteful resources, and so on.
Unified development flow for embedded systems
Agnisys defined a unified development flow for embedded systems that ties all together They provide a methodology and guidelines for using each tool to achieve the most beneficial effect.
The most error prone FPGA corner cases
Cycle related corner cases are probably the worst and main reason for undetected bugs on many FPGAs. To explain this in a simple way, – a cycle related corner case is for instance if you have an event counter where the number of counted events is critical and you read and reset this counter at regular intervals.
Automatically translate English description into SystemVerilog Assertions
Agnisys has developed a unique approach that uses artificial intelligence (AI) and machine learning (ML) to translate English descriptions of design intent into SystemVerilog Assertions (SVA).
UVM for FPGAs Seminar – Part 4 – IEEE 1800.2 UVM Updates
As with many popular useful standards, UVM has attained the coveted IEEE standardization in 2017. Interestingly, UVM is the first verification methodology to be standardized, and the current version is IEEE 1800.2-2020.